Image signal processor and image processing system performing interrupt control
US11924537B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 11, 2022 |
| Grant date | Mar 5, 2024 |
| Priority date | — |
| Expiry date | Aug 28, 2042 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/24
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
An image signal processor includes a command queue circuit, an image processing engine and an interrupt control circuit. The command queue circuit stores a plurality of commands and sequentially provides the plurality of commands one by one. Each command of the plurality of commands includes an interrupt control value corresponding to each image unit of a plurality of image units. The plurality of commands are received from a control processor. The image processing engine receives the plurality of image units and sequentially processes the plurality of image units based on the plurality of commands sequentially provided from the command queue circuit. The interrupt control circuit receives the interrupt control value from the command queue circuit, determines one or more output interrupt event signals among a plurality of interrupt event signals based on the interrupt control value and generates an interrupt signal based on the output interrupt event signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.