Array substrate, display panel and display apparatus
US11929371B2 · kind B2 · utility
Assignees
Inventors
Key dates
| Filing date | Sep 24, 2021 |
| Grant date | Mar 12, 2024 |
| Priority date | — |
| Expiry date | Oct 6, 2042 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D89/911
- WIPO fieldOptics
- WIPO sectorInstruments
Abstract
Disclosed are an array substrate, a display panel and a display apparatus. The array substrate includes: gate lines, data lines, and pixel units. The gate lines and the data lines are arranged between at least part of the adjacent pixel units. The array substrate further includes: common electrode lead wires and common electrode layers. The common electrode lead wires are arranged on a same layer as the data lines, extend in a same direction as the data lines, and are located between at least part of the adjacent pixel units. The common electrode layers are insulated from the common electrode lead wires through insulating layers and are connected with the common electrode lead wires through via holes in the insulating layers. The via holes are located in a region where the gate lines and the common electrode lead wires intersect.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.