Fractional divider-calibrated phase modulator and interpolator for a wireless transmitter
US12057845B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 1, 2022 |
| Grant date | Aug 6, 2024 |
| Priority date | — |
| Expiry date | Aug 1, 2042 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K2005/00286
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Techniques are described herein for phase modulation and interpolation that support high phase modulation resolution with high linearity. Embodiments receive a digital signal that uses a sequence of K-bit digital codes to encode a sequence of instantaneous phases for phase-modulating a local oscillator signal. A fractional divider divides a reference clock into N divided clock signals at equally spaced phase intervals and selects a pair of such signals based on first designated bits of the digital code. A fractional divider-calibrated delay line generates M delayed clock signals at equally spaced phase intervals between the selected pair of divided clock signals, and selects a pair of the delayed clock signals based on second designated bits of the digital code. A digital controlled edge interpolator generates a delayed local oscillator output signal by interpolating between the selected pair of delayed clock signals based on third designated bits of the digital code.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.