Clock drift monitor
US12085977B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 17, 2021 |
| Grant date | Sep 10, 2024 |
| Priority date | — |
| Expiry date | Dec 17, 2041 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/30029
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Provided are embodiments for monitoring clock drift. Embodiments may include an XOR gate that is configured to receive a first clock signal from a first clock source and a second clock signal from a second clock source, wherein the XOR logic gate is further configured to generate a switching output based on an XOR operation of the first clock signal and the second clock signal, and a rising edge detector and a falling edge detector that are configured to detect a rising edge and a falling edge of the switching output. Embodiments may also include an AND gate that is configured to threshold compare the rising edge to a configurable threshold to determine if a fault condition exists indicating clock drift between the first clock signal and the second clock signal and provide an indication of the fault condition based at least in part on the comparison.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.