System and methods for hardware-software cooperative pipeline error detection
US12099407B2 · kind B2 · utility
0Cited by
6References
13Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 5, 2022 |
| Grant date | Sep 24, 2024 |
| Priority date | — |
| Expiry date | Dec 15, 2042 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1044
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An error reporting system utilizes a parity checker to receive data results from execution of an original instruction and a parity bit for the data. A decoder receives an error correcting code (ECC) for data resulting from execution of a shadow instruction of the original instruction, and data error correction is initiated on the original instruction result on condition of a mismatch between the parity bit and the original instruction result, and the decoder asserting a correctable error in the original instruction result.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.