Reconfigurable JTAG architecture for implementation of programmable hardware security features in digital designs

US12123912B2 · kind B2 · utility

Assignee

• University of Florida Research Foundation, INC. · US

Inventors

• Swarup Bhunia · Gainesville, US
• Christopher Vega · Gainesville, US
• Reiner Dizon · Gainesville, US
• Rohan Reddy Kalavakonda · Gainesville, US
• Patanjali Sristi Lakshmiprasanna Sriramakumara · Gainesville, US

Key dates

• Filing date: Apr 28, 2022
• Grant date: Oct 22, 2024
• Expiry date: Jun 17, 2042

Classification

• Technology area (CPC G): Physics
• CPC primary: G01R31/318597
• WIPO field: Measurement
• WIPO sector: Instruments

Abstract

A reconfigurable JTAG includes, in part, a core logic, a boundary scan chain cell, one or more reconfigurable blocks (RBs), and a reconfigurable block (RB) programming module. The RBs may include, in part, one or more reconfigurable boundary scan chain blocks (RBB) adapted to couple the boundary scan chain cell to the core logic and to input/output (I/O) ports of the reconfigurable JTAG. The RBs may also include, in part, one or more additional reconfigurable logic (ARL) blocks to provide enhanced logic for locking operations. The RB programmable module may communicate with a memory storing data for configuring the RBBs and ARLs. The RB programming module may configure the RBBs and ARLs based at least in part on the data stored in the memory to disable access to the I/O ports of the JTAG. The RB programming module may configure the RBBs to encrypt the I/O ports in accordance with a cipher algorithm. The RB programming module may also configure the RBBs and ARLs to compare a counter's count to a predefined time and lock the I/O ports after an expiration of the predefined time.