Patent · US Active

Method and device for latency reduction of an image processing pipeline

US12125123B2 · kind B2 · utility

0Cited by
5References
24Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJun 14, 2023
Grant dateOct 22, 2024
Priority date
Expiry dateJun 14, 2043

Classification

  • Technology area (CPC H)Electricity
  • CPC primaryH04N21/44218
  • WIPO fieldAudio-visual technology
  • WIPO sectorElectrical engineering

Abstract

In some implementations, a method includes: determining a complexity value for first image data associated with of a physical environment that corresponds to a first time period; determining an estimated composite setup time based on the complexity value for the first image data and virtual content for compositing with the first image data; in accordance with a determination that the estimated composite setup time exceeds the threshold time: forgoing rendering the virtual content from the perspective that corresponds to the camera pose of the device relative to the physical environment during the first time period; and compositing a previous render of the virtual content for a previous time period with the first image data to generate the graphical environment for the first time period.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.