Patent · US Active

Hybrid analog-digital matrix processors

US12153975B2 · kind B2 · utility

0Cited by
62References
18Claims
0Family size

Assignee

Inventors

Key dates

Filing dateDec 13, 2023
Grant dateNov 26, 2024
Priority date
Expiry dateDec 13, 2043

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06N3/065
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

Techniques for computing matrix operations for arbitrarily large matrices on a finite-sized hybrid analog-digital matrix processor are described. Techniques for gain adjustment in a finite-sized hybrid analog-digital matrix processor are described which enable the system to obtain higher energy efficiencies, greater physical density and improved numerical accuracy. In some embodiments, these techniques enable maximization of the predictive accuracy of a GEMM-based convolutional neural network using low-precision data representations.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.