Clock and data recovery circuit using neural network circuit to obtain frequency difference information
US12224756B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 30, 2023 |
| Grant date | Feb 11, 2025 |
| Priority date | — |
| Expiry date | May 11, 2043 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/093
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
The present invention includes a CDR circuit including a phase detector, a neural network circuit, a controller and a clock signal generator is disclosed. The phase detector is configured to use a clock signal to sample an input signal to generate a plurality of phase detection results. The neural network circuit is coupled to the phase detector, and is configured to receive the plurality of phase detection results to determine information of a frequency difference between the clock signal and the input signal. The controller is configured to generate a control signal according to the information of the frequency difference between the clock signal and the input signal. The clock signal generator is configured to use the control signal to adjust a phase or frequency of the clock signal outputted to the phase detector.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.