Clock generator circuit for near field communication device
US12249991B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 30, 2023 |
| Grant date | Mar 11, 2025 |
| Priority date | — |
| Expiry date | Jun 30, 2043 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B5/48
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A clock generator circuit includes an oscillator circuit coupled to a bias circuit. The bias circuit includes a current mirror, third and fourth transistors, and a cascode transistor. The current mirror includes a reference transistor and a set of copy transistors that are programmable. The third transistor has a source connected to a cold spot, a drain and a gate connected to this drain. The fourth transistor has a source connected to the drain of the third transistor, a drain, and a gate connected to that drain. The cascode transistor has a source connected to a drain of at least one of the copy transistors, a drain, and a gate connected to the gate of the fourth transistor. The gates of the fourth transistor and the cascode transistor are thicker than the gates of the reference transistor, each copy transistor, and the third transistor.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.