Error reduction and, or, correction in analog computing including quantum processor-based computing
US12293258B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 13, 2023 |
| Grant date | May 6, 2025 |
| Priority date | — |
| Expiry date | Sep 13, 2043 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06N5/01
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The systems, devices, articles, and methods described herein generally relate to analog computers, for example quantum processors comprising qubits, couplers, and, or cavities. Analog computers, for example quantum processor based computers, are the subject of various sources of error which can hinder operation, potentially reducing computational accuracy and speed. Sources of error can be broadly characterized, for example as i) a background susceptibility do to inherently characteristics of the circuitry design, ii) as an h/J ratio imbalance, iii) bit flip errors, iv) fidelity, and v) Anderson localization, and various combinations of the aforesaid.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.