Patent · US Active

Method and apparatus for controlling internal memory bandwidth, processor, and computing device

US12360690B2 · kind B2 · utility

0Cited by
0References
20Claims
0Family size

Assignee

Inventors

Key dates

Filing dateMar 21, 2024
Grant dateJul 15, 2025
Priority date
Expiry dateMar 21, 2044

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F2212/601
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

A method for controlling an internal memory bandwidth includes after obtaining a bandwidth required by a to-be-accessed internal memory medium, a processor in a system obtains an occupancy rate of an internal memory bandwidth of the to-be-accessed internal memory medium. If determining, based on the occupancy rate of the internal memory bandwidth, that the to-be-accessed internal memory medium cannot satisfy a bandwidth requirement, the processor adjusts, under an indication of a bandwidth adjustment policy, the occupancy rate of the internal memory bandwidth based on a factor that affects the occupancy rate of the internal memory bandwidth of the to-be-accessed internal memory medium, and the processor uses a first bandwidth that satisfies the bandwidth requirement in an adjusted remaining bandwidth of the to-be-accessed internal memory medium.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.