Device and method for detecting a harmonic state
US12401365B2 · kind B2 · utility
0Cited by
3References
10Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 3, 2022 |
| Grant date | Aug 26, 2025 |
| Priority date | — |
| Expiry date | Jun 28, 2042 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/0816
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Detection of harmonic states in a delay-locked loop. A plurality of delayed clock signals within the delay-locked loop is evaluated and, on the basis thereof, in particular on the basis of the time points of the rising edges in the delayed clock signals, it is ascertained whether a harmonic state has arisen in the delay-locked loop.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.