Neural processor, neural processing device and clock gating method thereof
US12429901B2 · kind B2 · utility
0Cited by
2References
15Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Mar 21, 2024 |
| Grant date | Sep 30, 2025 |
| Priority date | — |
| Expiry date | Mar 21, 2044 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Provided are a neural processor, a neural processing device, and a clock gating method thereof, which perform clock gating for a plurality of compute units based on a data flow architecture, in which the neural processor includes at least one neural core that processes at least one task, and a clock controller that selectively gates, according to a data flow architecture of the at least one task, a clock signal provided to the at least one neural core.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.