Read-write circuitry for one transistor per bit random access memory
US4004285A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 30, 1975 |
| Grant date | Jan 18, 1977 |
| Priority date | — |
| Expiry date | Jun 30, 1995 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/404
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A random access memory includes a plurality of one-transistor storage cells. A plurality of sense-write conductors are included, each connected to a plurality of storage cells in a row of storage cells. A plurality of regenerative sense amplifiers are each coupled to two sense-write conductors. A one-transistor dummy storage cell is connected to each sense-write conductor. Read-write circuitry is coupled between a data conductor of the memory chip and a storage node of one of the dummy storage cells of each row of storage cells. The dummy storage cell is selected whenever a storage cell on the opposite side of the regenerative sense amplifier is selected. Charge initially stored in the selected storage cell is redistributed on the opposite sense-write conductor and is subsequently amplified by the sense amplifier, and produced in inverted amplified form at the storage node of the dummy storage cell. Capacitive loading on all of the sense-write conductors of the memory chip during redistribution of charge in the selected storage cell is thereby reduced, thereby increasing the magnitude of the sense-write conductor voltage transitions when a storage cell is selected.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.