Dynamic MOS RAM
US4038646A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 12, 1976 |
| Grant date | Jul 26, 1977 |
| Priority date | — |
| Expiry date | Mar 12, 1996 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/4096
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An improved dynamic MOS RAM employing capacitive storage memory cells having a single active device per cell. The RAM includes several improved circuits and techniques which reduce power consumption and pattern sensitivity and which also provide a higher speed memory. Complementary input/output lines are employed which are coupled to alternate pair of the bit-sense lines making the use of a bistable output latch and push-pull output buffer more advantageous. The sense amplifiers associated with each of the bit lines are activated by a dual sloped signal to reduce noise and increase sensitivity and gain in the amplifiers. The output lines of the address buffers are initially "high" and then brought to their final level after an address is received by the buffers.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.