Method and apparatus for addressing a digital memory
US4107717A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 17, 1976 |
| Grant date | Aug 15, 1978 |
| Priority date | — |
| Expiry date | Nov 17, 1996 |
Classification
- Technology area (CPC F)Mechanical Engineering; Lighting; Heating
- CPC primaryF02B2075/027
- WIPO fieldEngines, pumps, turbines
- WIPO sectorMechanical engineering
Abstract
A central digital memory contains data relating values of operational variables of an installation to values of a stored parameter. The central memory is addressed in parallel via input lines carrying the address of the stored data. The address is generated by selecting one of several discrete input lines leading to an address selector memory which contains preliminary addresses related to the various operational states of the installation. A portion of the preliminary address is delivered directly to the central memory whereas another portion is used to preset a counter. If the particular operational state is dependent on another parameter, for example temperature, a temperature-dependent clocking frequency is admitted to the counter and alters its contents which are then used to supplement the first portion of the address already delivered to the central memory. If no temperature dependency exists, the second portion of the address is passed on without change.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.