Integrated clock drive circuit
US4117352A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 9, 1977 |
| Grant date | Sep 26, 1978 |
| Priority date | — |
| Expiry date | Jun 9, 1997 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/027
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A buffer amplifier, which prevents loading of the input signal, accepts at its input an amplified and equalized pseudo-ternary signal. The output of the buffer amplifier is a-c coupled to the input of a precision differential amplifier, from which two output signals are obtained. One said output signal is representative of the positive pulses and the other said output signal is representative of the negative pulses of the pseudo-ternary signal. These two output signals are both applied to the inputs of a peak detector and a slicer. The d-c output of the peak detector is also applied as one input to the slicer. Separate outputs are obtained from the slicer, one each for the positive and negative pulse inputs, and these two outputs are summed, and the summed output is then amplified to provide a clock driver output.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.