Radiation hardened drain-source protected MNOS transistor
US4148049A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 4, 1977 |
| Grant date | Apr 3, 1979 |
| Priority date | — |
| Expiry date | Feb 4, 1997 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/69
Abstract
A radiation hardened drain-source protected MNOS transistor is disclosed. A layer of silicon oxide overlies the channel and the junctions formed by the intersections of the drain and source regions with the channel. Drain and source protection is provided by relatively thick portions of the silicon oxide layer which overlie the junctions formed by the drain and source regions and the channel. The portion of the silicon oxide layer overlying the central section of the channel is thinner than the remainder of this layer. A silicon nitride layer and an electrically conductive layer forming the gate electrode overlie the thinner portion of the silicon oxide layer to complete the MNOS transistor. The conductive layer forming gate electrode of the transistor is in electrical contact with both the silicon nitride and the silicon oxide layers. This provides a convenient method for electrons generated at the interface of the silicon and the silicon-oxide layer during irradiation to be transported to the gate, thereby preventing charge build-up in the silicon oxide which causes shifts in the characteristics of the transistor.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.