Memory module with means for controlling internal timing
US4151593A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 9, 1977 |
| Grant date | Apr 24, 1979 |
| Priority date | — |
| Expiry date | Jun 9, 1997 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4239
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A random access memory module for connection in a memory arrangement for a digital data processing system that additionally includes a high speed associative memory unit. The associative memory unit contains a multiple location address memory and a multiple location data memory wherein there is a correspondence between each address location and a data location. Each time a central processor in the system initiates a reading operation, it issues an address to define a data location. If the associative memory unit contains that address at a location in its address memory, it performs a reading memory cycle and transfers data from the corresponding location in the data memory directly to the central processor. On the other hand, if the associative memory does not contain that address, it initiates a reading memory cycle with the random access memory module. In addition, each memory module contains a margin bit decoder that decodes various binary margin signals that are transferred to it for performing various control operations. For example, these signals can alter strobe timing in the memory module. A margin signal decoder converts the incoming binary signal into an analog strobe mar…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.