Peak detecting circuitry and dual threshold circuitry therefor
US4163909A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 23, 1977 |
| Grant date | Aug 7, 1979 |
| Priority date | — |
| Expiry date | Aug 23, 1997 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K5/1532
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
This peak detecting circuitry avoids false peak indication while using component circuits of smaller dynamic range and lower voltage energizing power supplies than is possible with contemporary circuitry. The electric wave having peaks for which the times of occurrence are desired, is applied between an erecting (non-inverting) input terminal of a differential amplifying circuit and a point of fixed reference potential. A capacitor is connected between the inverting input terminal of the differential amplifier circuit and the reference point. The differential output of the amplifier circuit is applied through individual amplifier circuits to the capacitor for charging and discharging it in accordance with the instantaneous polarity of the electric wave. A unilateral impedor is interposed in the charging circuit in the form of a diode or a transistor for preventing discharge upon reversal of the electric wave slope. Latching and like circuitry is coupled to the detecting circuitry for indicating the detection. An electric connection, preferably including a diode element and/or a resistance element, is arranged between the indicating circuit and the amplifying circuit for dynamically…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.