Encoding for error correction of recorded digital signals
US4206440A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 15, 1977 |
| Grant date | Jun 3, 1980 |
| Priority date | — |
| Expiry date | Dec 15, 1997 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B20/10527
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
Digital signals consisting of sets of simultaneous bits have an error-correcting signal encoded into them by adding an error-correcting bit to each set. The sets thus enlarged are referred to as digital words. The digital signals are then converted from simultaneous, or parallel, form to serial, or sequential, form and the digital words from a block of several digital signals at a time are interleaved in such a way that corresponding words from each of the digital signals in the same block are placed in immediate sequence. Prior to adding the error-correcting bits error-detecting bits can be added to the original bits in intersecting sets can that intersect the first-mentioned sets in row by column relationship, and parity bits can also be formed simultaneously with the formation of the error-correcting bits as extensions of the intersecting sets. In decoding the resulting signals, changes in the bits forming one word of each digital signal can be directly corrected, and additional errors can be detected and minimized by forming mean value signals of digital signals that immediately precede and follow the erroneous digital signal or by retaining the preceding digital signal until t…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.