Patent · US Expired

Simplified fast fourier transform butterfly arithmetic unit

US4275452A · kind A · utility

47Cited by
4References
9Claims
0Family size

Assignee

Inventor

Key dates

Filing dateNov 8, 1979
Grant dateJun 23, 1981
Priority date
Expiry dateNov 8, 1999

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F17/142
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

An improved organization for a FFT analyzer (or periodic function analyzer) having a reduced computing complexity. A modified organization comprises a simplified butterfly arithmetic unit in which the usual two coefficient registers or memories are required. By utilizing the registers as sources of a respective sum of and difference between sets of phase-shifted cosine values, the mechanization of the complex multiplier for such arithmetic butterfly unit in microcircuit or "chip" form may be further simplified to two controllable accumlators controlled by an exclusive-NOR gate logic system responsive to the states of the complex sampled inputs of a sampled signal epoch of interest. In this way, a more efficient and higher speed device is provided for the multiplication of complex variables.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.