Clock check circuits using delayed signals

US4295220A · kind A · utility

Assignee

• International Business Machines Corporation · US

Inventors

• Arnold Blum
• Hellmuth R. Geng · Herrenberg, DE
• Hermann Schulze-Schoelling
• Bernd Spaeth · Ulm, DE

Key dates

• Filing date: Nov 29, 1979
• Grant date: Oct 13, 1981
• Expiry date: Nov 29, 1999

Classification

• Technology area (CPC H): Electricity
• CPC primary: H03K5/26
• WIPO field: Telecommunications
• WIPO sector: Electrical engineering

Abstract

In a data processing or transmission system which includes at least two synchronized clocks, for example--T-rings A and B which generate timing pulses Tai and Tbi for microinstruction execution, synchronism is checked by logic circuitry which receives pulses from the clocks. At least one of the pulses is delayed by one or more pulse period durations ti. The logic circuit output signal is used as an input to an indicator latch which is periodically set by an independent check oscillator or clock. In a preferred embodiment, the delays are introduced by master-slave flip-flops, which receive predetermined combinations of the T-signals and set by the independent check clock. Several delay latches and associated AND gates may be used for different logical combinations of delayed and undelayed T-signals. This scheme can easily be expanded to accommodate more than two synchronously operating clocks. These circuits check not only the instantaneous synchronism of the clocks, but also the correct sequencing of clock pulses. The check is also feasible if the T-ring counters are operated with a variable number of clock pulses per microinstruction execution.