Protection apparatus for multiple processor systems
US4320450A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 30, 1979 |
| Grant date | Mar 16, 1982 |
| Priority date | — |
| Expiry date | Oct 30, 1999 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In a data protection apparatus for a multiple CPU system having a common or multiported bulk memory, an interface structure is associated with each of the CPU's. The interface structure cooperates with a firmware engine which is, in turn, a part of the interface control means which controls the transfer of data between the common bulk memory apparatus and each of the several CPU's in the system. Signals generated by the individual CPU's indicative of an emergency situation are applied as input signals to the interface structure. The interface structure then translates those signals into an attention flag signal and signals identifying the source or nature of the emergency. The firmware engine then responds to those signals and effects the necessary measures to protect the data relative to the affected CPU.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.