Sequential chip select decode apparatus and method
US4323965A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 8, 1980 |
| Grant date | Apr 6, 1982 |
| Priority date | — |
| Expiry date | Jan 8, 2000 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0607
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory subsystem which couples to a multiword bus for processing memory requests received therefrom includes at least a pair of independently addressable dynamic memory module units. Each memory unit includes a number of rows of random access memory (RAM) chips. The subsystem receives as part of each memory request an address, the least significant portion of which selects the row of chips to be accessed within one of the pair of memory units. Address decode circuits include gating circuits which couple to both module units. The gating circuits are interconnected so that the decoding of the least significant address bits results in the generation of a pair of row address strobe signals. These signals enable simultaneously the rows of RAM chips for access within both module units for read out of information to a multiword bus eliminating any delay in address incrementing.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.