One-transistor dynamic ram with poly bit lines

US4334236A · kind A · utility

Assignee

• Siemens Aktiengesellschaft · DE

Inventors

• Kurt Hoffmann · Taufkirchen, DE
• Heinrich Schulte · Hattingen, DE

Key dates

• Filing date: Aug 20, 1979
• Grant date: Jun 8, 1982
• Expiry date: Aug 20, 1999

Classification

• Technology area (CPC H): Electricity
• CPC primary: H01L2924/0002
• WIPO field: Computer technology
• WIPO sector: Electrical engineering

Abstract

An MOS integrated semiconductor memory is disclosed with memory locations arranged in lines and columns. The memory locations in each case contain two one-transistor memory cells. For each memory location, two MOS transistors of the two one-transistor memory cells are controlled in common by means of a word line which runs in a line direction. The two MOS transistors are each coupled on a respective bit line which runs on one side of the memory locations in a column direction. Electrodes of the MOS memory capacitors and the gates of the MOS transistors of the one-transistor memory cells are formed by a first polysilicon layer and a second polysilicon layer, respectively. For reduction of area and also of bit line capacitance as well as at the same time raising the memory capacitance, the invention provides that the bit lines are provided as a third polysilicon layer forming polysilicon paths, and that the polysilicon paths which form the bit lines are coupled on only via limited doped connection zones in a semiconductor substrate which contains the memory cells of the MOS transistors.