Duplicated memory system having status indication
US4342079A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 6, 1979 |
| Grant date | Jul 27, 1982 |
| Priority date | — |
| Expiry date | Jun 6, 1999 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/20
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A fully duplicated memory system for a single central processing unit (CPU) is disclosed. The memory system comprises a primary and a secondary control unit and a primary memory bank and a secondary memory bank. Each memory bank comprises one memory controller and a plurality of memory modules (e.g. six memory modules). Each memory module stores a plurality of binary words in distinct addressable storage locations with a unique address code defining both one distinct addressable storage location in a memory module in the first memory bank and one distinct addressable storage location in a memory module in the second memory bank. A random access memory (RAM) stores an indication of the read and write status of each memory module in both the first and second memory banks. One of the control units, responsive to both the CPU and the RAM determines which memory bank (primary or secondary) is accessed in response to a read or a write command from the CPU addressed to the memory banks.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.