Differential sample-and-hold circuit
US4370572A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 17, 1980 |
| Grant date | Jan 25, 1983 |
| Priority date | — |
| Expiry date | Jan 17, 2000 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C27/026
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A high-speed sample-and-hold circuit well suited for fabrication in monolithic form, the circuit including a pair of capacitors used to track a differential analog signal, and at least two switches for connecting the analog signal to the capacitors in a tracking mode, and for isolating the capacitors from the analog signal in a hold mode. In a preferred embodiment of the invention, the switches are diodes and each capacitor is driven differentially through a separate pair of diodes, which are forward-biased in the tracking mode and reverse-biased in the hold mode. Additional circuitry is provided to compensate for variations in characteristics of the diodes due to temperature changes. Furthermore, the effects of capacitive coupling through the diodes in the hold mode are minimized by disconnecting the analog input signal and substituting a signal derived from the held signal stored in the capacitors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.