Interface for controlling information transfers between main data processing systems units and a central subsystem
US4371928A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 15, 1980 |
| Grant date | Feb 1, 1983 |
| Priority date | — |
| Expiry date | Apr 15, 2000 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/1678
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In a data processing system, a system memory includes first memory modules having a data path of a first bit width and second memory modules having a data path of a second bit width with the first bit width being less than the second bit width. A central subsystem includes a cache memory unit and processing units for initiating requests for data transfers of the second bit width between the system memory and the subsystem processing units. An interface coupling the system memory and the central subsystem for bidirectional data transfers generates, in response to a memory request of a second bit width wherein the requested data is stored in a first memory module, additional memory requests until sufficient data has been retrieved from the system memory to satisfy the central subsystem request. The interface also monitors data transfers between the system processing units and the system memory and transfers the data transfers to the central subsystem in order to update and to retain the integrity of the cache memory in the central subsystem.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.