Buffer memory referencing system for two data words
US4381541A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 28, 1980 |
| Grant date | Apr 26, 1983 |
| Priority date | — |
| Expiry date | Aug 28, 2000 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0851
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory accessing system for reading or writing consecutive addressable words is described for use in a set associative memory system. Two high speed buffer memories store words read in blocks from a slower main memory. One buffer stores even addressed words and the other stores odd addressed words. Each buffer memory has a tag memory associated with it for indicating data words stored in the buffer memories. A comparison circuit compares two addresses to be accessed to the tags and provides hit or miss signals for each address indicating residency or non-residency in the buffers. If both addressed words are resident, access to read or write the two consecutive data words is accomplished simultaneously. If either or both addressed words are not resident in the buffers, the main memory is accessed to acquire a block or blocks containing the missing addressed word or words. Consecutively addressed data words can occur within a block or across block boundary. The system examines the addresses and gives an indication when a block boundary crossing is to occur, and provides accessing to read or write sequentially addressed data words across the block boundary crossing simultaneously.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.