Apparatus for deferring error detection of multibyte parity encoded data received from a plurality of input/output data sources
US4388684A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 27, 1981 |
| Grant date | Jun 14, 1983 |
| Priority date | — |
| Expiry date | Mar 27, 2001 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1044
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Apparatus is included in a main memory subsystem of a data processing system which receives multibyte data from a plurality of input/output devices connected to a common bus. During a write cycle of operation, a device applies the multibyte data signals together with associated parity bits for writing into an addressed storage location of memory. During the write cycle, error encoder circuits generate check code bits from the multibyte data and parity bits which are coded to signal selectively the presence of a multibyte uncorrectable error condition in accordance with the parity bits from a device. During a read cycle of operation, error detection and correction decoder circuits connected to the memory in response to the data and check bits read out from an addressed location are operative to generate a number of syndrome bits. These bits have a predetermined characteristic for indicating the existence of an uncorrectable error condition when one or more data bytes were in error and there was a single bit error in memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.