Power MOS transistor with a plurality of longitudinal grooves to increase channel conducting area
US4393391A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 16, 1980 |
| Grant date | Jul 12, 1983 |
| Priority date | — |
| Expiry date | Jun 16, 2000 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/668
Abstract
A semiconductor device providing improved utilization of semiconductor surface area by enhancing the current carrying capability per unit area. The improvement arises from contouring the surface in the conductive channel region of the device so that the current carrying channel is wider than the plane surface that it occupies. This morphology may be achieved by forming troughs having optional rectangular, "U", or "V" shapes; the troughs run parallel to the conductive channel current flow. The improvement is especially useful for MOS and power MOS transistors, and is applicable to DMOS transistors as well as conventional MOS transistors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.