Permutating analog shift register variable delay system
US4401957A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 2, 1981 |
| Grant date | Aug 30, 1983 |
| Priority date | — |
| Expiry date | Feb 2, 2001 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C27/04
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A dynamically variable electronic delay line for real time ultrasonic imaging systems is disclosed which controllably phases the signals associated with an array of electromechanical transducer elements and thereby enables selective scanning and dynamic focusing of a target. A controllable variable electronic time delay apparatus is coupled to each of the electromechanical transducer elements of the array having separate write-in and read-out addressing capabilities. The signals associated with a respective ultrasonic transducer element are fed in at selected write-in addresses and subsequently read-out and extracted after an initial time delay interval. The write-in and read-out address pointers of the memory system are continuously sequenced during operation of the device and the time delay interval is a function of the difference between the addresses and the clock rate. The initial delay can be varied instantaneously by modifying either the write-in or the read-out address pointer during the sequencing thereof, such modification being defined as an "edit-splice" technique. In the preferred embodiments of the invention, the time delay apparatus comprises a trio of analog shift r…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.