Method and apparatus for establishing priority between processing units having a common communication channel
US4466058A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 2, 1981 |
| Grant date | Aug 14, 1984 |
| Priority date | — |
| Expiry date | Oct 2, 2001 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/374
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system for controlling the flow of data over a common bus between a plurality of processing units is disclosed which preferably includes a MOS/LSI circuit controller chip associated with each processing unit for awarding priority of access to the common bus when two or more processing units attempt to simultaneously gain access to the common bus. A contention circuit located in each controller chip is responsive to the sensing of each bit in the address of its associated processing unit, and generates a plurality of transitions on the common bus during the time a binary one bit is sensed in the address and listens for the presence of any transition on the common bus during the time a binary zero is sensed in the address. Access to the common bus is lost when transitions are detected on the bus during the time a binary zero bit is sensed and acquired when no transitions have been detected at the completion of the sensing of the address of the requesting processing unit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.