CMOS Sense amplifier
US4479202A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 11, 1983 |
| Grant date | Oct 23, 1984 |
| Priority date | — |
| Expiry date | May 11, 2003 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K3/356113
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory circuit comprises a plurality of memory cells and a plurality of sense circuits each including first and second input MOS transistors and first and second load MOS transistors of a first channel type and a load circuit connected to the sense circuit and including first to fourth load MOS transistors of a second channel type. The first and second input MOS transistors have their sources connected to each other and their gates connected to receive a differential input signal therebetween from said memory circuits of the first and second switching transistors which have their sources connected respectively to the drains of said first and second input transistors and their gates connected to a column selection signal. The first and second load MOS transistors have their drains connected in common to the drain of the first switching MOS transistors and their sources connected to each other. The third and fourth load MOS transistors have their drains connected in common to the drain of the second switching MOS transistors and their sources connected to each other. The gates of the first and fourth load MOS transistors are coupled respectively to the drains of the first and secon…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.