Serial-parallel-serial charged coupled device memory and a method of transferring charge therein
US4493060A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 20, 1983 |
| Grant date | Jan 8, 1985 |
| Priority date | — |
| Expiry date | Oct 20, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C19/287
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An SPS CCD memory using two phase clocking in the serial registers and ripple clocking in the parallel registers with interlacing transfer of charge in the parallel registers to the output serial registers. First alternate parallel registers are coupled to the output register through first transfer gates and first storage gates, and second alternate parallel registers are coupled to the output register through second transfer gates and second storage gates. Third storage gates are provided with each third storage gate alternately receiving charge from a first storage gate and a second storage gate with the third gate delivering the charge to the same storage element of the output register. By linearly staggering the endmost gates of the first alternate parallel registers and the second alternate parallel registers, the interlacing of charge occurs at the endmost gate of the parallel registers.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.