Signal reconstruction circuit for digital signals
US4546394A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 26, 1983 |
| Grant date | Oct 8, 1985 |
| Priority date | — |
| Expiry date | Jan 26, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B20/18
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A digital signal reconstruction circuit includes a reproduction means for reading a digital data signal recorded on a recording medium, signal derivation means for deriving a plurality of shifted signals produced by sequentially shifting the read digital data, arithmetic means, comprising a logical sum circuit and a logical product circuit, for processing the output from the signal derivation means, selector means for selecting either the output from the logical sum circuit or the logical product circuit and latch means receiving the output of the selection means, the output of the latch means being fed back to the selector means to control the selection of either the logic sum circuit or the logic product circuit in accordance with the logic level of the latch means output.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.