High-speed memory and memory management system
US4550368A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 31, 1983 |
| Grant date | Oct 29, 1985 |
| Priority date | — |
| Expiry date | Oct 31, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/18
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An improved memory management system is described having particular application for use in computer systems employing virtual memory techniques. The system includes a CPU and other data processing devices, such as I/O devices, direct memory access (DMA) units, a system bus, etc., which are coupled to a "virtual" address bus for transferring virtual address information to a main memory unit (MMU). Access to the virtual bus is controlled by arbitration unit in order to insure that only a single device may communicate with the MMU at a time. In a preferred embodiment, address space within the MMU is allocated into a plurality of memory spaces, each space including translation data for use by a particular data processing device coupled to the virtual bus. A device gaining access to the virtual bus identifies the particular MMU memory space to be used for its address translation by providing unique context bits denoting the memory space to the MMU.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.