Pause apparatus for a memory controller with interleaved queuing apparatus
US4558429A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 17, 1981 |
| Grant date | Dec 10, 1985 |
| Priority date | — |
| Expiry date | Dec 17, 2001 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/28
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A data processing system includes a plurality of memory command generating units which connect to a common bus network with a number of memory subsystems. Each subsystem includes a controller which controls the operation of a number of memory module units and includes a number of queue circuits for storing memory requests to be processed. The memory controller further includes control apparatus connected to monitor bus activity. In response to certain bus activity conditions occurring during multiword transfer operations, the control apparatus operates to lengthen the time between successive multiword transfers of data to the bus so as to ensure that new requestors having lower priorities than a memory controller gain access to an available queue notwithstanding the amount of bus delay incurred in transmitting their memory requests.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.