Level conversion input circuit
US4563601A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 6, 1983 |
| Grant date | Jan 7, 1986 |
| Priority date | — |
| Expiry date | Sep 6, 2003 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/14
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An input circuit is provided for converting an ECL level to a CMOS level. The input circuit of the invention includes a first input circuit having at least a P-type MOSFET and an N-type MOSFET connected in series. The gate of the P-type MOSFET is connected to the input of the circuit for receiving an input signal of the ECL level and the output of the circuit is taken out from between both MOSFETs. A voltage generation circuit is also provided for applying a voltage to the gate of the N-type MOSFET of the first input circuit to control the logic threshold voltage of the first input circuit. The voltage generation circuit includes a second circuit, which receives a logic threshold voltage of ECL as its input and is equivalent to the first input circuit, and an amplification circuit of at least one stage which receives the output of the second input circuit and the logic threshold voltage of CMOS as its input and amplifies the difference between them.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.