Variable geometry automated universal array
US4568961A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 11, 1983 |
| Grant date | Feb 4, 1986 |
| Priority date | — |
| Expiry date | Mar 11, 2003 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/0002
Abstract
A universal array of the type designed for automatic computer aided design of its customizing conductive layer is easily scaled to change the number of devices in the array. The array comprises an inner region having first direction extending rows of originally uncommitted device cells. Each row of cells is powered from first direction extending row power buses. These rows of cells are spaced apart in a second, perpendicular, direction by interleaved first type wiring corridors. The inner region is surrounded by an outer region including second type wiring corridors and peripheral cells. The second type wiring corridors space at least some peripheral cells from the inner region. The second type corridors include second-direction-extending inner-region-supplying power buses which connect to cell row power buses and wiring roadways spaced from the inner region by the inner buses. The wiring roadways are free of row power buses. The second type corridors are populated with tunnels which extend in the first direction only and underlie the roadways.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.