Series/parallel/series shift register memory system
US4584673A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 6, 1983 |
| Grant date | Apr 22, 1986 |
| Priority date | — |
| Expiry date | Jun 6, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1076
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A series/parallel/series shift register memory system having storage positions provided on a substrate. In addition to the single parallel-connected storage registers required to achieve the nominal storage capacity, there are provided groups of first and second nominally redundant single storage registers. The first redundant registers are used as substitutes for faulty single storage registers, so that the nominal storage capacity can be maintained. The second redundant registers are used for the transport of redundant code data. Also provided is a multi-state sequencer for indicating, in each state, the information to be carried by a particular group of storage registers and for forming, on the basis of this information, an error-detecting or error correction code which is carried by the second redundant storage registers. Faulty storage registers can thus be pin-pointed, after which dummy information is automatically inserted in the input information at locations which are such that it will nominally be carried by the faulty registers, thus effectively substituting a first redundant register for each faulty register. The system is thus self-healing.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.