Bit-slice adder circuit
US4604723A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 17, 1983 |
| Grant date | Aug 5, 1986 |
| Priority date | — |
| Expiry date | Oct 17, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2207/3896
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A bit-slice adder circuit for adding a plurality of input numbers in binary form. A tally circuit receives all of the bits from a bit position of all of the numbers and identifies the number of "ones" in that bit position. This information is coupled as address signals to a memory, which also receives, as address signals, carry signals. Each storage location at each address in the memory stores the sum of the carry portion of the location's address and the "ones" portion of the address signals from the tally circuit. The least significant bit of the addressed storage location is coupled to a shift register, and the remaining bits comprise the carry signals that are coupled to the memory's address input for the next signal from the tally circuit. After all of the bit positions in the input numbers have been coupled through the tally circuit, the sum is generated which comprises the last carry signal concatenated with the bits stored in the shift register.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.