Message transmission circuitry
US4621323A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 28, 1983 |
| Grant date | Nov 4, 1986 |
| Priority date | — |
| Expiry date | Mar 28, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1443
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention provides parity error detection circuitry to effect an automatic second transmission of the data information signals in the event that a first transmission of said data information signals is determined to have a parity error. The invention includes a latch register through which data information signals are transmitted from a slave device to a master device and, there is also included parity check circuitry. When a parity error occurs in the transmission of data information signals, a parity error signal is generated by the master device which ultimately causes the latch register to hold the information which was previously transmitted as data signals and which data signals gave rise to the parity error. Accordingly a second set of data signals can be transmitted from the latch register, in an attempt to get a transmission of said data signals without error. The system also provides for detecting a parity error resulting from an irregular transmission of address information signals and such parity error gives rise to a parity error signal which acts in conjunction with logic circuitry to provide for a "retry" of the whole operation including a second transmis…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.