Multi-trigger logic analyzer
US4654848A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Apr 2, 1985 |
| Grant date | Mar 31, 1987 |
| Priority date | — |
| Expiry date | Apr 2, 2005 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/3177
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
Logic data (input data) is sequentially supplied to a data memory using sampling pulses and the input data is written into the data memory at an address specified by an address signal from an address counter which advances by one upon each occurrence of the sampling pulse. The input data and an output trigger word from a trigger word register are compared by a trigger word detector, and when coincidence is detected therebetween, a coincidence signal is generated, which signal is delayed by a delay circuit by a value corresponding to output delay data from a delay register. The delayed output is provided as a stop signal. By the stop signal the address counter is preset to a leading address of a storage area of the data memory into which data is to be stored and the next trigger word is provided from the trigger register. Further, the next delay data is provided from a delay register and the next store number is output from a store-number register. The sampling pulses are counted by a store-number counter, and when the count value coincides with the output store number from the store-number register before the stop signal is generated, the address counter is preset to the leading ad…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.