Memory system with write protection
US4665506A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 3, 1983 |
| Grant date | May 12, 1987 |
| Priority date | — |
| Expiry date | Jan 3, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/20
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory apparatus including an array of storage elements connected to a plurality of addressing lines for selectively connecting a group of the storage elements to a plurality of data lines. Protection circuitry is provided that is connected to the address lines for storing flags corresponding to selected groups of the storage elements to be protected. Write circuitry is provided that is connected to the address lines and to the array of storage elements for preventing the writing into the storage elements addressed by the address lines when the address is within the address of the protected groups. Control circuitry is provided that is connected to the protect circuit and the write circuit for controlling the input of the protect group addresses and for enabling the write circuit means during a write operation. The memory apparatus further includes the capability to provide protection from writing from a direct memory access source or from a central processing unit source. The control circuit in the memory system is provided with an override capability to override the write protection circuits.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.