Dynamic ram with reduced substrate noise and equal access and cycle time
US4667311A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 20, 1985 |
| Grant date | May 19, 1987 |
| Priority date | — |
| Expiry date | Feb 20, 2005 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
There is described a CMOS random access memory having memory access circuitry which substantially eliminates substrate noise caused by capacitive coupling of the bit lines to the substrate, and which allows the memory to have equal length access and cycle times. Access circuitry for each column of cells includes a pair of differential bit lines, at least one bit line equalization transistor, and a CMOS sense amp. The sense amp has two p-channel pull-up transistors, each having its source node connected to a common pull-up node, and two n-channel pull-down transistors, each having its source node connected to a common pull-down node. At the beginning of each memory access cycle the differential bit lines are equalized and the common pull-up and pull-down nodes are equalized. Then, substantially simultaneously, the common pull-up node is charged while the common pull-down node is discharged. By making the bit line charging and discharging activities simultaneous, the substrate noise normally generated by bit line to substrate capacitive coupling is virtually eliminated. Furthermore, since bit line precharge is performed at the beginning of each access cycle, rather than between acces…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.