Memory access controller
US4669043A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Feb 17, 1984 |
| Grant date | May 26, 1987 |
| Priority date | — |
| Expiry date | Feb 17, 2004 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1063
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The data processing system of the invention comprises a processor, a memory access controller and a memory hierarchy. The memory access controller is placed between the processor and the memory hierarchy and controls access thereto. The memory access controller comprises a cache controller and a translation unit which are connected in parallel to an address bus connected to the processor and by which virtual addresses are transported. The memory access controller supports segments which are unit of sharing the memory, each segment is split up into pages. The memory access controller also supports regions which contain at least one segment. The memory access controller further supports sectors, divided into blocks which are other units of sharing the memory. And the memory access controller is also provided for enabling access with I/O units.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.