High speed counter with decoding means and means for selecting second and higher order counter stages to be toggled
US4669101A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Dec 16, 1985 |
| Grant date | May 26, 1987 |
| Priority date | — |
| Expiry date | Dec 16, 2005 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K23/50
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A counter for counting clock pulses and having a plurality of output bits successively numbered from a first output bit to a highest output bit. The counter includes a plurality of bistable devices, one bistable device being associated with each output bit, and each bistable device including a clock input for receiving clock pulses to be counted, and an output for providing one of the output bits and its complement. The bistable device which is associated with the first output bit toggles with the receipt of each clock pulse to be counted. The counter also includes a decode section responsive to the outputs of the plurality of bistable devices for providing decoded signals, and a select section for receiving the clock pulses to be counted and responsive to the decoded signals and the complement of the first output bit. The select section selects which of the plurality of bistable devices associated with the second and higher output bits will toggle on the receipt of the next clock pulse. The plurality of bistable devices, the decode section, and the select section operate in parallel with one another.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.